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Abstract
In high-power electric drives, multilevel inverters are generally deployed to address
issues such as electromagnetic interference, switch voltage stress and harmonic distor-
tion. The switching frequency of the inverter is always kept low, of the order of 1KHz
or even less to reduce switching losses and synchronous pulse width modulation (PWM)
is used to avoid the problem of sub-harmonics and beat frequencies. This is particu-
larly important if the switching frequency is very low. The synchronous PWM is getting
popularity as its realization is very easy with digital controllers compared to analog con-
trollers. Neutral-point-clamped (NPC) inverters, cascaded H-bridge, and flying-capacitor
multilevel inverters are some of the popular schemes used for high-power applications.
Hybrids of these multilevel inverters have also been proposed recently to take advantage
of the basic configurations. Multilevel inverters can also be realized by feeding the in-
duction motor from both ends (open-end winding) using conventional inverter structures.
For controlling the output voltage of these inverters, various PWM techniques are used.
Chapter-1 of this thesis provides an overview of the various multilevel inverter schemes
preceded by a discussion on basic two-level VSI topology.
The inverters used in motor drive applications have to be operated in over-modulation
range in order to extract the maximum fundamental output voltage that is possible from
the dc-link. Operation in this high modulation range is required to meet temporary
overloads or to have maximum power operation in the high speed range (flux weakened
region). This, however, introduces a substantial amount of low order harmonics in the
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motor phase voltages. Due to these low-order harmonic frequencies, the dynamic perfor-
mance of the drive is lost and the current control schemes are severely affected especially
due to 5th and 7th harmonic components. Further, due to these low-order harmonics
and non-linear PWM operation in over-modulation region, frequent over-current fault
conditions occur and reliability of the drive is jeopardized. The twelve sided-polygonal
space vector diagram (dodecagonal space vectors) can be used to overcome the problem
of low order 5th and 7th harmonics and to give more range for linear modulation while
keeping the switching frequency at a minimum compared to conventional hexagonal space
vector based inverters. Thus, the dodecagonal space-vector switching can be viewed as
an engineering compromise between low switching frequency and quality load current
waveform.
Most of the previous works of dodecagonal space-vector generation schemes are
based on NPC inverters. However, sophisticated charge control schemes are required in
NPC inverters to deal with the neutral-point voltage fluctuation and the neutral-point
voltage shifting issues. The losses in the clamping diodes are another major concern.
In the second chapter, a multilevel dodecagonal space-vector generation scheme based
on flying capacitor topology, utilizing an open end winding induction motor is presented.
The neutral point charge-balancing problem reported in the previous works is not present
in this scheme, the clamping diodes are eliminated and the number of power supplies
required has been reduced. The capacitors have inherent charge balancing capability,
and the charge control is done once in every switching cycle, which gives tight voltage
control for the capacitors.
For the speed control of induction motors, the space-vector PWM scheme is more ad-
vantageous than the sine-triangle PWM as it gives a more linear range of operation
and improved harmonic performance. One major disadvantage with the conventional
space-vector PWM is that the trigonometric operations demand formidable computa-
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tional efforts and look-up tables. Carrier based, common-mode injected PWM schemes
have been proposed to simplify the PWM process. However, the freedom of selecting the
PWM switching sequences is limited here. Another way of obtaining SVPWM is using
the reference voltage samples and the nearest vector information to switch appropriate
devices for proper time intervals, realizing the reference vector in an average sense. In-
formation regarding the sector and nearest vectors can be easily obtained by comparing
the instantaneous amplitudes of the reference voltages. This PWM approach is pro-
posed for the speed control of the motor in this thesis. The trigonometric operations and
the requirement of large look-up tables in the conventional SVPWM are avoided in this
method. It has the additional advantage that the switching sequences can be decided at
will, which is helpful in reducing further, the harmonic distortion in certain frequency
ranges. In this way, this method tries to combine the advantages of vector based methods
(conventional SVPWM) and scalar methods (carrier-based methods).
The open-end winding schemes allowed the required phase voltage levels to be
generated quite easily by feeding from both ends of the windings. Thus, most of the
multilevel inverters based on dodecagonal space-vector structures relied on induction
motors with open-end windings. The main disadvantage of open-end winding induction
motor is that six wires are to be run from the inverter to the motor, which may be
unacceptable in certain applications. Apart from the inconvenience of laying six wires,
the voltage reflections in the wires can lead to over voltages at the motor terminals,
causing insulation failures. Whereas the topology presented in chapter-2 of this thesis uses
open-end winding motor with flying-capacitor inverters for the generation of dodecagonal
space-vectors, the topology presented in chapter-3 utilizes a cascade connection of flying-
capacitors and floating H-bridge cells to generate the same set of voltage space-vectors,
thus allowing any standard induction motor as the load.
Of the methods used for the speed control of induction motors, namely sine-triangle
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PWM and space vector PWM, the latter that provides extra modulation range is natu-
rally preferred. It is a well-understood fact that the way in which the PWM switching
sequences are applied has a significant influence on the harmonic performance of the drive.
However, this topic has not been addressed properly for dodecagonal voltage space-vector
based multilevel inverter drives. In chapter-4 of the thesis, this aspect is taken into ac-
count and the notion of “harmonic flux trajectories” and “stator flux ripple” are used
to analyze the harmonic performance of the various PWM switching schemes. Although
the PWM method used in this study is similar to that in chapter-2, the modification in
the PWM switching sequence in the PWM algorithm yields significant improvements in
harmonic performance.
The proposed topologies and PWM schemes are extensively simulated and experi-
mentally verified. The control scheme was implemented using a DSP processor running
at a clock frequency 150 MHz and a four-pole, 3.7kW, 50Hz, 415V three-phase induc-
tion motor was used as the load. Since the PWM ports are limited in a DSP, a field-
programmable gate array (FPGA) was used to decode the PWM signals from the DSP
to generate timing information required for PWM sequencing for all the power devices.
The same FPGA was used to generate the dead-time signals for the power devices also.
